Relay-Version: version B 2.10 5/3/83; site utzoo.UUCP
Posting-Version: version B 2.10 5/3/83; site k.cs.cmu.edu.ARPA
Path: utzoo!linus!philabs!cmcl2!seismo!rochester!cmu-cs-pt!k.cs.cmu.edu!agn
From: agn@k.cs.cmu.edu.ARPA (Andreas Nowatzyk)
Newsgroups: net.micro
Subject: Re: NEC V20 ---> 8088 (actually CMOS)
Message-ID: <551@k.cs.cmu.edu.ARPA>
Date: Fri, 20-Sep-85 01:10:07 EDT
Article-I.D.: k.551
Posted: Fri Sep 20 01:10:07 1985
Date-Received: Sun, 22-Sep-85 14:06:10 EDT
References: <1603@brl-tgr.ARPA>
Organization: Carnegie-Mellon University, CS/RI
Lines: 23

In article <1603@brl-tgr.ARPA> GUBBINS@RADC-TOPS20.ARPA (Gern) writes:
>
>...  Granded, not as much as TTL, but the future is not
>CMOS for high speed operations.  The inherent properties of CMOS
>greatly limit its speed.
>

This statement bears little relation to reality. As the feature size
of VLSI circuts becomes smaller and circuits grow larger, NMOS dies
a heat death. CMOS has a bright future *because* of its inherent
properties, which do not greatly limit the speed:
  * CMOS gate arrays can operate at sub-nano sec gate delays
  * The CMOS 68020 micro is the fastest one around
  * ETA (a CDC spinnoff) is building the GF10 supercomputer
    (10 Giga FLOPS) in CMOS (the higher logic density compensates
    for slightly higher gate delays).
  * Some of the new 1Mbit DRAMS are CMOS (60 nsec Tac)

  --  Andreas      Usenet:  ...!seismo!k.cs.cmu.edu!agn
-- 

  --  Andreas             Arpa-net:  agn@cmu-cs-k.ARPA
                          uucp-net:  ...!seismo!cmu-cs-k!agn